Conference item

Hardware Verification using Higher−Order Logic

Actions

Email

Email this record

Send the bibliographic details of this record to your email address.

Your Email
Please enter the email address that the record information will be sent to.

-
Your message (optional)
Please add any additional information to be included within the email.
Share
Cite

Cite this record

APA Style

Camilleri, A., Gordon, M., & Melham, T. (1987). Hardware Verification using Higher−Order Logic.

MLA Style

Camilleri, A, et al. “Hardware Verification Using Higher−Order Logic.” 1987.

Chicago Style

Camilleri, A, M Gordon, and T Melham. 1987. “Hardware Verification Using Higher−Order Logic.”
Print

Authors

+ Camilleri, A More by this author

Role:: Author

+ Gordon, M More by this author

Role:: Author

+ Melham, T More by this author

Role:: Author

Publisher:: North−Holland
Host title:: From HDL Descriptions to Guaranteed Correct Circuit Designs: Proceedings of the IFIP WG 10.2 Working Conference on From HDL Descriptions to Guaranteed Correct Circuit Designs‚ Grenoble‚ France‚ 9–11 September‚ 1986
Publication date:: 1987-01-01
ISBN:: 044470194X

UUID:: uuid:ec6a4eff-ddf6-4c38-8da0-ba592243c8d4
Local pid:: cs:4705
Deposit date:: 2015-03-31
ARK identifier:: ark:/29072/ora_ec6a4effddf64c388da0ba592243c8d4

Terms of use

Copyright date:: 1987

Licence:: Terms and Conditions of Use for Oxford University Research Archive

Views and Downloads

About views and downloads

If you are the owner of this record, you can report an update to it here: Report update to this record

TO TOP