RD53 pixel readout integrated circuits for ATLAS and CMS HL-LHC upgrades

Journal article

The RD53 collaboration has since 2013 developed new hybrid pixel detector chips with 50 × 50 μm2 pixels for the HL-LHC upgrades of the ATLAS and CMS experiments at CERN. A common architecture, design and verification framework has been developed to enable final pixel chips of different sizes to be designed, verified and tested to handle extreme hit rates of 3 GHz/cm2 (up to 12 GHz per chip) together with an increased trigger rate of 1 MHz and efficient readout of up to 5.12 Gbits/s per pixel chip. Tolerance to an extremely hostile radiation environment with 1 Grad over 10 years and induced SEU (Single Event Upset) rates of up to 100 upsets per second per chip have been major challenges to make reliable pixel chips. Three generations of pixel chips, and many specific mixed signal building blocks and radiation test chips, have been submitted and extensively tested to get to final production chips. The large, complex and high rate pixel chips have been developed with a strong emphasis on low power consumption together with a concurrent development and qualification of novel serial powering at chip, module and system level, to minimize detector material budget.

Authors: Alimonti, G; Andreazza, A; Arteche, F; Barbero, M; Barrillon, P

• Publication status: Published
• Peer review status: Peer reviewed
• Publisher: IOP Publishing
• Journal: Journal of Instrumentation
• Volume: 20
• Issue: 03
• Article number: P03024
• Publication date: 2025-03-19
• Acceptance date: 2025-02-07
• DOI: 10.1088/1748-0221/20/03/p03024
• EISSN: 1748-0221
• Language: English
• Keywords: VLSI circuits; Particle tracking detectors (Solid-state detectors); Radiation-hard electronics; Front-end electronics for detector readout