This dissertation shows that the bounded property verification of hardware Register Transfer Level (RTL) designs can be efficiently performed by precise abstract interpretation of a software representation of the RTL.
The first part of ...Expand abstract...
- Type of award:
- Level of award:
- Awarding institution:
- University of Oxford
- Copyright date:
Precise abstract interpretation of hardware designs
If you are the owner of this record, you can report an update to it here: Report update to this record