Programmable hardware architectures for sensor validation

Journal article

A previous paper (Henry, 1995a) introduced the technique of hardware compilation as the basis for developing highly flexible programmable hardware platforms for control applications such as sensor validation. This paper describes two PC-hosted architectures for sensor validation research. The first holds up to two FPGAs and supports a daughter board with application-specific circuitry. The second is based on the transputer TRAM standard, and consists of programmable hardware modules providing interfacing and low-level signal processing between the transputer and arbitrary I/O components. Three applications are described, based upon a thermocouple, a dissolved oxygen probe and a Coriolis mass flow meter.

Authors: Henry, M; Archer, N; Atia, M; Bowles, J; Clarke, D

• Publication status: Published
• Peer review status: Peer reviewed
• Publisher: Elsevier
• Journal: Control Engineering Practice
• Volume: 4
• Issue: 10
• Pages: 1339-1354
• Publication date: 1999-04-30
• DOI: 10.1016/0967-0661(96)00144-X
• ISSN: 0967-0661
• Keywords: labview; thermocouple; Handel; hardware compilation; uncertainty; dissolved oxygen sensing; transputers; field-programmable gate analysis (FPGAs); occam; SBTMR; fieldbus; fault detection and diagnosis; sensor validation