A SAT-based algorithm for reparameterization in symbolic simulation

Conference item

Parametric representations used for symbolic simulation of circuits usually use BDDs. After a few steps of symbolic simulation, state set representation is converted from one parametric representation to another smaller representation, in a process called reparameterization. For large circuits, the reparametrization step often results in a blowup of BDDs and is expensive due to a large number of quantifications of input variables involved. Efficient SAT solvers have been applied successfully for many verification problems. This paper presents a novel SAT-based reparameterization algorithm that is largely immune to the large number of input variables that need to be quantified. We show experimental results on large industrial circuits and compare our new algorithm to both SAT-based Bounded Model Checking and BDD based symbolic simulation. We were able to achieve on average 3x improvement in time and space over BMC and able to complete many examples that BDD based approach could not even finish.

Authors: Chauhan, P; Clarke, E; Kroening, D

• Publication status: Published
• Peer review status: Peer reviewed
• Publisher: IEEE
• Host title: Proceedings of the 41st Design Automation Conference
• Journal: Proceedings of the 41st Design Automation Conference
• Pages: 524-529
• Publication date: 2004-09-20
• DOI: 10.1145/996566.996711
• ISSN: 0738-100X
• ISBN: 1581138288
• Keywords: SBTMR