Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog. (IEEE Trans. on CAD of Integrated Circuits and Systems, 2008)

(untitled) - Jain, H; Kroening, D; Sharygina, N; Clarke, E