Relieving capacity limits on FPGA−based SAT−solvers - Haller, L; Singh, S (FMCAD, 2010)